Skip to main navigation Skip to search Skip to main content

Low-space bit-serial systolic array architecture for interleaved multiplication over GF(2m)

Research output: Contribution to journal › Article › peer-review

6 Scopus citations

Fingerprint

Dive into the research topics of 'Low-space bit-serial systolic array architecture for interleaved multiplication over GF(2m)'. Together they form a unique fingerprint.
Sort by

Engineering