Low-space bit-serial systolic array architecture for interleaved multiplication over GF(2m)

Research output: Contribution to journalArticlepeer-review

6 Scopus citations

Fingerprint

Dive into the research topics of 'Low-space bit-serial systolic array architecture for interleaved multiplication over GF(2m)'. Together they form a unique fingerprint.

Engineering