On hardware implementation of DCT/IDCT for image processing

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

Most studies on standards of image and video compression demonstrated the need to rely on hardware accelerator for the most computationally intensive part of the coding process that is the discrete cosine transform (DCT). In this paper, a material implementation of discrete cosine transform (DCT) and inverse DCT (IDCT) was presented, in the goal to reduce execution time and chip size. Also to achieve time to market (TTM), we had used DCT and IDCT from Xilinx IP. This implementation based Memec Virtex 2 pro platform is supported as being a material accelerator for image and video compression standards. The experimental results show optimization in processing time offered by material acceleration vs. software implementation.

Original languageEnglish
Title of host publication2008 2nd International Conference on Signals, Circuits and Systems, SCS 2008
DOIs
StatePublished - 2008
Externally publishedYes
Event2008 2nd International Conference on Signals, Circuits and Systems, SCS 2008 - Nabeul, Tunisia
Duration: 7 Nov 20089 Nov 2008

Publication series

Name2008 2nd International Conference on Signals, Circuits and Systems, SCS 2008

Conference

Conference2008 2nd International Conference on Signals, Circuits and Systems, SCS 2008
Country/TerritoryTunisia
CityNabeul
Period7/11/089/11/08

Fingerprint

Dive into the research topics of 'On hardware implementation of DCT/IDCT for image processing'. Together they form a unique fingerprint.

Cite this