FPGA implementation of fast radix 4 division algorithm

Attif A. Ibrahem; Homed A. Elsimary; Aly E. Salama

doi:10.1109/IWSOC.2004.1319852

FPGA implementation of fast radix 4 division algorithm

Attif A. Ibrahem
, Homed A. Elsimary
, Aly E. Salama

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

4 Scopus citations

Abstract

The flexibility of field programable gate arrays (FPGAs) can provide arithmetic intensive applications with the benefites of custom hardware but without the high cost of custom silicon implementations. In this paper, we present the adaptation of a fast radix 4 division algorithm for lookup table based FPGAs implementation. In this algorithm, the quotient digits are determined by observing three most-significant radix 2 digits of the partial remainder and independent of the divisor. The implementation has been done with Xilinx technology and FPGA-Advantage CAD tools.

Original language	English
Title of host publication	Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004
Editors	W. Badawy, Y. Ismail
Pages	69-72
Number of pages	4
DOIs	https://doi.org/10.1109/IWSOC.2004.1319852
State	Published - 2004
Externally published	Yes
Event	Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004 - Banff, Alta, Canada Duration: 19 Jul 2004 → 21 Jul 2004

Publication series

Name	Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004

Conference

Conference	Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004
Country/Territory	Canada
City	Banff, Alta
Period	19/07/04 → 21/07/04

Keywords

Fast division
Field programmable gate arrays (FPGAs)
Quotient selection
Radix 4 division

Access to Document

10.1109/IWSOC.2004.1319852

Cite this

Ibrahem, A. A., Elsimary, H. A., & Salama, A. E. (2004). FPGA implementation of fast radix 4 division algorithm. In W. Badawy, & Y. Ismail (Eds.), Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004 (pp. 69-72). (Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004). https://doi.org/10.1109/IWSOC.2004.1319852

Ibrahem, Attif A. ; Elsimary, Homed A. ; Salama, Aly E. / FPGA implementation of fast radix 4 division algorithm. Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004. editor / W. Badawy ; Y. Ismail. 2004. pp. 69-72 (Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004).

@inproceedings{6ab6543c60684e20a3b98407727affa7,

title = "FPGA implementation of fast radix 4 division algorithm",

abstract = "The flexibility of field programable gate arrays (FPGAs) can provide arithmetic intensive applications with the benefites of custom hardware but without the high cost of custom silicon implementations. In this paper, we present the adaptation of a fast radix 4 division algorithm for lookup table based FPGAs implementation. In this algorithm, the quotient digits are determined by observing three most-significant radix 2 digits of the partial remainder and independent of the divisor. The implementation has been done with Xilinx technology and FPGA-Advantage CAD tools.",

keywords = "Fast division, Field programmable gate arrays (FPGAs), Quotient selection, Radix 4 division",

author = "Ibrahem, \{Attif A.\} and Elsimary, \{Homed A.\} and Salama, \{Aly E.\}",

year = "2004",

doi = "10.1109/IWSOC.2004.1319852",

language = "English",

isbn = "0769521827",

series = "Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004",

pages = "69--72",

editor = "W. Badawy and Y. Ismail",

booktitle = "Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004",

note = "Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004 ; Conference date: 19-07-2004 Through 21-07-2004",

}

Ibrahem, AA, Elsimary, HA & Salama, AE 2004, FPGA implementation of fast radix 4 division algorithm. in W Badawy & Y Ismail (eds), Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004. Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004, pp. 69-72, Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004, Banff, Alta, Canada, 19/07/04. https://doi.org/10.1109/IWSOC.2004.1319852

FPGA implementation of fast radix 4 division algorithm. / Ibrahem, Attif A.; Elsimary, Homed A.; Salama, Aly E.
Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004. ed. / W. Badawy; Y. Ismail. 2004. p. 69-72 (Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - FPGA implementation of fast radix 4 division algorithm

AU - Ibrahem, Attif A.

AU - Elsimary, Homed A.

AU - Salama, Aly E.

PY - 2004

Y1 - 2004

N2 - The flexibility of field programable gate arrays (FPGAs) can provide arithmetic intensive applications with the benefites of custom hardware but without the high cost of custom silicon implementations. In this paper, we present the adaptation of a fast radix 4 division algorithm for lookup table based FPGAs implementation. In this algorithm, the quotient digits are determined by observing three most-significant radix 2 digits of the partial remainder and independent of the divisor. The implementation has been done with Xilinx technology and FPGA-Advantage CAD tools.

AB - The flexibility of field programable gate arrays (FPGAs) can provide arithmetic intensive applications with the benefites of custom hardware but without the high cost of custom silicon implementations. In this paper, we present the adaptation of a fast radix 4 division algorithm for lookup table based FPGAs implementation. In this algorithm, the quotient digits are determined by observing three most-significant radix 2 digits of the partial remainder and independent of the divisor. The implementation has been done with Xilinx technology and FPGA-Advantage CAD tools.

KW - Fast division

KW - Field programmable gate arrays (FPGAs)

KW - Quotient selection

KW - Radix 4 division

UR - https://www.scopus.com/pages/publications/10444241158

U2 - 10.1109/IWSOC.2004.1319852

DO - 10.1109/IWSOC.2004.1319852

M3 - Conference contribution

AN - SCOPUS:10444241158

SN - 0769521827

SN - 9780769521824

T3 - Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004

SP - 69

EP - 72

BT - Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004

A2 - Badawy, W.

A2 - Ismail, Y.

T2 - Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004

Y2 - 19 July 2004 through 21 July 2004

ER -

Ibrahem AA, Elsimary HA, Salama AE. FPGA implementation of fast radix 4 division algorithm. In Badawy W, Ismail Y, editors, Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004. 2004. p. 69-72. (Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004). doi: 10.1109/IWSOC.2004.1319852

FPGA implementation of fast radix 4 division algorithm

Abstract

Publication series

Conference

Keywords

Access to Document

Other files and links

Fingerprint

Cite this