Area and power reduction technique in VLSI design using CMOS transmission gate

Project: Research

Project Details

Project Description

Area and power reduction technique in VLSI design using CMOS transmission gate
Research funding programSpecialized Research Grant program
Research Number2021/01/18112
StatusCompleted
Effective start/end date7/11/217/11/22

Fingerprint

Explore the research topics touched on by this project. These labels are generated based on the underlying awards/grants. Together they form a unique fingerprint.